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Abstract— We present a high density CMOS neural probe with 
active electrodes (pixels), consisting of dedicated in-situ circuits 
for signal source amplification. The complete probe contains 1356 
neuron size (20x20 µm2) pixels densely packed on a 50 µm thick, 
100 µm wide and 8 mm long shank.  It allows simultaneous high-
performance recording from 678 electrodes and a possibility to 
simultaneously observe all of the 1356 electrodes with increased 
noise. This considerably surpasses the state of the art active neural 
probes in electrode count and flexibility. The measured action 
potential band noise is 12.4 µVrms, with just 3 µW power 
dissipation per electrode amplifier and 45 µW per channel 
(including data transmission).  
Keywords—active neural probes; CMOS; high density 
component;  
I.  INTRODUCTION 
Due to the need for large-scale recording from individual 
neurons in multiple brain areas, both high density and high 
number of electrodes are necessary in neural probes [1]. In order 
to minimize tissue damage, the ‘shank’ (the implanted part of 
the probe) has to be as narrow and thin as possible. Various 
silicon neural probes that have been recently developed, consist 
of a large number of tiny active electrodes that can locally 
amplify/buffer the neural signals [1]. However, with such 
limited space, the CMOS pixel amplifiers (PA) underneath the 
electrodes are restricted to a bare minimum while most of the 
signal processing is done in the ‘base’ of the probe. All prior 
active and passive neural probes [2][3][8] used a dedicated metal 
line per electrode to send the signal to the base circuitry. 
Naturally, this limits the number of simultaneous recording 
electrodes to the number of metal lines fitted in the cross section 
of the shank (Fig. 1). To overcome this fundamental bottleneck 
and achieve a denser simultaneous readout, a new architecture 
is proposed which relies on time division multiplexing and 
techniques to reduce the associated noise.  
II. OPERATION PRINCIPLE 
Active neural probes improve recording quality by buffering or 
amplifying the input signal close to its source (i.e. the electrode). 
This approach reduces the source impedance and minimizes 
crosstalk caused by the coupling amongst the long neighboring 
shank wires [2]. The PA has strict design constrains: the area is 
limited by the electrode size, the power is limited by the 
acceptable tissue heating and the noise requirements are 
imposed by the signal amplitude (as small as tens of µV). Within 
the limited area, an obvious method to reduce noise is to 
increase the current consumption of the PA input transistor. This 
results in the PA having a high bandwidth. Since the neural 
signal band itself is limited to ~7.5 kHz, the PA output can be 
sampled at fs > 15 kHz in the base. Therefore a simple time 
division multiplexing could be embedded within the shank 
(Fig. 2a) allowing M number of PA outputs on a single shank 
wire (fMUX = MfS). However, the lack of a traditional anti-aliasing 
filter limiting the high PA bandwidth increases the in-band noise 
due to folding. Since it is not possible to fit low pass filters 
within the limited area of the PA (before the sampling 
operation), we have employed an alternative method of noise 
reduction by integrating the signal over a period of time (Ti) 
(Fig. 2b). The integrate, sample and reset operations strongly 
attenuate the signal beyond fi=1/Ti (fi ≥ fMUX), improving the 
signal-to-noise ratio.  
For this particular design, a multiplexing factor of M=8 was 
enough to overcome the shank-wire bottleneck. To avoid in-
band distortion, each channel is oversampled at fs = 40 kHz 
(>15 kHz), producing a total multiplexing frequency of 
320 kHz. This, in turn, limits the integration period to a 
maximum of 3.125 µs. We have used Ti = 2.5 µs to allow time 
 
Fig.  1 Neural probe with shank wiring bottleneck and typical cross section, 
with 6 metal layers. 
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Fig.  2 a: Consequences of multiplexing without filtering. b: filtering signal 
by integration reduces out-of-band noise. 
 
  
for transitions. This process essentially results in a low pass 
operation, strongly reducing the PA bandwidth from ~ 4 MHz to 
400 kHz and limiting of the noise folding.  
III. CIRCUIT DESCRIPTION 
A. Architecture 
Fig. 3 shows the block level architecture of the complete 
probe. The output from an array of 8 multiplexed pixel 
amplifiers is sent to the base through a shared shank wire. The 
signal is fed to an integrator (in the base) whose output is 
demultiplexed (DMUX block) using 8 sample-and-hold circuits 
(Vo<1:8>). Each Vo then goes to its corresponding channel block 
where the signal is further amplified and filtered, keeping only 
the band of interest. The outputs of 20 channels are multiplexed 
and digitized with the help of a 10-bit successive approximation 
register (SAR) analog to digital converter (ADC). The digital 
control block is responsible for generating the clocks for the 
ADCs and the MUX/DMUX blocks. It also serializes the 
parallel data from all the ADCs to only 6 data lines. With the aid 
of daisy-chained shift registers, all the channels, PAs and bias 
parameters are configured. The chip contains 1344 small 
electrodes (2020 µm2) and 12 larger reference electrodes 
(4080 µm2). A 13th Ref-PA block is used to amplify the 
external reference and is placed at the neck of the shank. A total 
of 180 Integrator-DMUX blocks drive the 1440 channels 
which are digitized by 72 ADCs. The extra channels are 
provided for the external reference and testing purposes. The 
global bias block contains a band-gap reference and other 
circuits to generate all the required voltages and currents for 
the chip.  
B. Pixel amplifier 
The integrator architecture described in Section II is split 
in two parts. Within the limited area of the pixel, the PA acts 
as a voltage to current converter (Fig. 4). The current is then 
integrated for a fixed time (Ti = 2.5 µs) over a capacitor 
(Ci = 15 pF) in the base shared among 8 channels. After Ti, the 
voltage on Ci is sampled and then it is discharged for the next 
cycle.  The integration capacitor, and sample and hold (S/H) 
circuits forming the de-multiplexer are located in the less area 
restricted base. A flipped voltage follower buffer following the 
S/H circuit allows the Ref DMUX to drive multiple channels.  
The PA employs an open loop, AC coupled, 
transconductance (gm) stage (M1). This produces an overall 
small signal gain of 10, given by:  
𝐴 =
𝑣𝑜
𝑣𝑖
= 𝑔𝑚
𝑇𝑖
𝐶 𝑖
  (1) 
The cascode transistor M2 reduces the clock feedthrough from 
the switches A and B to the gm stage. These switches are 
overlapping in order to ensure an always ON current through 
M1. These aspects are of crucial importance to maintaining 
stability, as the gate (G) of M1 is a high impedance node. The 
pseudo-resistor M3 and C1 set the high pass corner of the PA 
(< 1 Hz), necessary to reject the relatively high DC level  
(hundreds of mV) produced by the electrode-tissue interface. 
During normal operation, the cascode transistor M4 located 
between the current source (i.e. the PA) and the integrating 
capacitor (Ci) ensures that the shank wire connected at the source 
of M4 is at a constant voltage equal to the supply rail 
(Vs ~ 1.2 V). By keeping all shank wires at a constant voltage, 
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Fig.  3 Architecture of probe showing a pseudo differential signal path from end to end, including internal details and number of block copies on the right. 
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this approach reduces the crosstalk amongst channels caused 
by capacitive coupling of the long shank lines.  
The supply rails of the PA (1.8/1.2 V) are defined by 
multiple factors. The power budget (IDC (VDD-VSS)) coupled with 
minimal noise requirement, induces a trade-off between the 
current through M1 and its VDS. However, the chosen operating 
point must account for the drop in the power supply lines across 
the shank, thus 0.6 V supply voltage is optimal (VDD-VSS).  By 
using 1.2 and 1.8 V rails, the current can be directly integrated 
over Ci (within the range of 0 to 1.2 V), eliminating the need for 
a negative supply. Furthermore, since the 1.2 V rail is used by 
the following stages, the current from the unselected pixels 
(switch A closed) can be reused to power the blocks in the base, 
reducing overall consumption. The power dissipation limit of 
the PA is given by the physiologically safe limit of < 1 C tissue 
heating, including the dissipation in the power lines.  
 Additionally, through switch E, the PA allows for gain 
calibration (CAL) and electrode impedance characterization 
(IMP). Applying a known voltage (via the CAL/IMP port) while 
the electrode is floating (not connected to sample/solution) 
allows for measurement and calibration of the end to end gain.  
Similarly, applying a known current while the probe is 
submerged in saline solution allows for the characterization of 
the electrode-tissue interface impedance. Since this 
measurement requires the connection of a single PA input to the 
shared signal injection CAL/IMP port, the selection is of that 
particular switch E is done by temporarily lowering the cascode 
voltage Vc2 when its switch B is ON. This triggers a high-
threshold inverter within that specific PA, thus setting the switch 
E, while allowing normal operation of the PA. This method of 
using the output line simultaneously as a select signal eliminates 
the need for any control registers within the PA. The transistors 
shown in Fig. 4 are thick-oxide transistors in order to reduce gate 
leakage, except for the high-threshold inverter. 
 
The extremely high aspect ratio of the  shank along with the 
limited area for supply routing (due to the large number of signal 
wires) results in a high voltage drop of ~120 mV across the 
shank power supply (Fig. 6 a). Even after locally generating the 
gate bias Vb, this voltage drop creates enormous differences 
among the PA bias voltages (Vb ~ VDD) and severely affects 
operation performance. To mitigate this problem, a tree structure 
for the supply line is implemented by splitting the shank in 12 
branches (113 PA each). Here, each branch experiences a much 
lower drop ((Vb  ~ 0 V) resulting in a more controlled bias 
current.  
In order to maintain proper operation under these voltage 
drops while also accounting for supply ripple on the high-
resistive lines, only 6 (random) branches can be turned ON 
simultaneously without additional penalty on noise. This allows 
recording from 6 arbitrary sections on the 8 mm shank 
(~ 0.7 mm each) with the reported performance, suitable for 
covering multiple regions on a rat brain. Moreover, the design 
also allows simultaneous complete readout from all electrodes 
on the shank (1356) with increased noise and power.  
C. Channel 
Each channel receives a signal (Sx) and reference (Rx) line, 
from the corresponding DMUX (Fig. 3) that feeds the 
instrumentation amplifier (IA).  The reference (REF) line can be 
selected  from i) one of the local Reference PA (Ref-PA), ii) few 
locally averaged Ref-PAs or iii) an external signal. Furthermore, 
single ended operation is possible, which along with the readout 
of the reference channels, enables software referencing. This 
may result in an improved signal quality [9]. In order to preserve 
circuit symmetry and avoid distortions, each Ref-PA is de-
multiplexed to 8 outputs, such that for each channel the 2 inputs 
of the IA are de-multiplexed (i.e. sampled) simultaneously.  
By providing a gain of 10, the integrator also relaxes the 
noise budget of the IA. The IA is implemented using an AC-
coupled folded-cascode OTA with the bandwidth limited to 
approximately 15 kHz. This prevents aliasing from the 
subsequent switched capacitor (SC) band-select filter. The SC 
filter (operating at 80 kHz) can be configured as high pass, low 
pass or disabled to select the action potential (AP: 300 Hz – 
7.5 kHz), the local field potential (LFP: 1 Hz – 1 kHz)  or the 
full band (1 Hz – 7.5 kHz), respectively. A programmable gain 
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Fig.  7 a: Envisioned system diagram. A small headstage insures communication 
and power through an ultra-thin cable. b: chip micro photographs. 
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Fig.  5 Detailed timing diagram of 2 PAs indicating the corresponding 
changes in voltage VCi. The overlaps between A & B are marked. 
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amplifier (PGA) follows the filter and provides 8 configurable 
gains between 1 and 50. After the PGA, the signal passes 
through an anti-aliasing filter and is buffered in order to be 
multiplexed and drive the ADC. A class-AB ADC driver is used 
to reduce the static power consumption. Each channel allows for 
independent band selection, gain configuration, reference 
selection, calibration selection and power down through a chain 
of shift registers distributed across the chip.   
IV. TEST RESULTS 
The chip was fabricated using a 6-metal layers 0.13 µm Al 
CMOS process, followed by biocompatible TiN electrode 
deposition and wafer thinning down to 50 µm (Fig. 7). 
Measurements were performed in a dark Faraday cage, using 
phosphate buffered saline solution. The total power 
consumption is 31 mW for 678 channels, with 2.3 mW 
dissipated in the shank (3 µW/PA) and 28.7 mW in the base, 
including data transmission with 4 pF loading. For the optimal 
(high-performance) setting of 6 random electrode branches 
(1136 = 678), the input referred noise is 12.4 ± 0.9 µVrms in 
the AP band and 50.2 ± 12 µVrms in the LFP band (Fig. 9). The 
entire probe (12 groups, 1356 electrodes) can be simultaneously 
turned on for low fidelity scanning purposes in order to select 
the region of interest. The crosstalk across the full signal chain 
is –63 dB at 1 kHz, with the measurement being limited by the 
noise floor. Fig. 10 shows a pre-recorded neural signal that has 
been fed into the saline solution and captured by the probe along 
with the separation within the two signal bands.  
This work demonstrates at least 2 times increase in the 
number of simultaneous recording channels with respect to the 
state of the art [8] active neural probes while having comparable 
power and noise performance. TABLE I. compares this work 
with prominent passive and active neural probes.  
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TABLE I.   COMPARISON TABLE WITH PRIOR ART 
Parameter 
Measured Values 
[3] [4] [6] [5] [7] [2] [8] 
This 
work 
Probe Shank 
No. Electrodes 8 64 -- 334 -- 455 966 1356 
Electrode Pitch [m] 100 24 -- 30 -- 35 20 22.5 
CSAC [m2] 127.5 30.55 -- 11.98 -- 10.99 3.65 3.7 
Total Power/El [W] -- -- -- -- -- 3.6 4.7 3 
Crosstalk [dB] -- -84 -- -- -- -44.8 -64 -63 
Probe Base (Recording System) 
No. recording channels with 
specified performance 
8 64 100 16 96 52 384 768 
No. recording channels for 
intermittent observation 
N/A N/A N/A N/A N/A N/A N/A 1356 
Gain 1000 194 400/600 --  
30-
4000 
50-2500 50-2500 
HP Corner [Hz] 300 1.3 0.25 -- 300 
0.5/200/ 
300/500 
0.5/300/ 
500/1000 
0.5/300/ 
500/1000 
LP Corner [Hz] 10000 6400 
2500- 
10000 
-- 10000 
200/ 
6000 
1000/ 
10000 
300/500/ 
1000/800
0 
ADC Resolution [b] 5 -- 9 -- 10 10 10 10 
Sampling Rate (kS/s) 
160 
(8 Ch) 
-- 
200 
(10 Ch) 
-- 31/Ch 
120 
(4 Ch) 
390 
(13 Ch) 
400 
(20 Ch) 
Full probe 
Total Power/Ch [W] 94.5 351.6 0.94** -- 67 27.84 49 45 
Total Area/Ch [mm2] 0.625 0.45 0.25 -- 0.26 0.19 0.12 0.12 
Input Noise (V) 9.2 2 3.2 -- 2.2 3.2 6.36 12.4 
 ** IO digital power not included in this number. 
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Fig.  9 Measurement results. a: distribution of noise in AP and b: LFP band. 
c: noise density in AP band, d: filter configuration for a fixed gain of 1000. 
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Fig.  10 Pre-recorded neuronal signals played back and captured by the 
probe showing action potential (left) and local field potentials (right). 
 
 
